

FIG. 17







FIG. 18










FIG. 27




FIG. 28

	WIRING LAYER	REFERENCE EXAMPLE		PRESENT INVENTION	PURPOSE OF USING
	Mn	TK	TK TK TK	TK TK	CHIP POWER SOURCE LINE
	:				
	Mm+2	TN	TK TK TK	TN TK	SIGNAL LINE
	Mm+1	TN	TN¦TK TK	TN TN	SIGNAL LINE
	Mm	TN	TN TN TK	TK TK	CORE POWER SOURCE LINE/
CORE	:				SIGNAL LINE
8	•				
으	M2	TN	TN TN TN	TN TN	SIGNAL LINE
	M1	TN	TN TN TN	TN TN	SIGNAL LINE

TK: THICK TN: THIN

FIG. 29




FIG. 30